JPH0380367B2 - - Google Patents

Info

Publication number
JPH0380367B2
JPH0380367B2 JP10631485A JP10631485A JPH0380367B2 JP H0380367 B2 JPH0380367 B2 JP H0380367B2 JP 10631485 A JP10631485 A JP 10631485A JP 10631485 A JP10631485 A JP 10631485A JP H0380367 B2 JPH0380367 B2 JP H0380367B2
Authority
JP
Japan
Prior art keywords
data
signal
timing
input
basic clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP10631485A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61262313A (ja
Inventor
Sumitaka Takeuchi
Masahiko Yoshimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP10631485A priority Critical patent/JPS61262313A/ja
Publication of JPS61262313A publication Critical patent/JPS61262313A/ja
Publication of JPH0380367B2 publication Critical patent/JPH0380367B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Pulse Circuits (AREA)
JP10631485A 1985-05-16 1985-05-16 デイジタル遅延装置 Granted JPS61262313A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10631485A JPS61262313A (ja) 1985-05-16 1985-05-16 デイジタル遅延装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10631485A JPS61262313A (ja) 1985-05-16 1985-05-16 デイジタル遅延装置

Publications (2)

Publication Number Publication Date
JPS61262313A JPS61262313A (ja) 1986-11-20
JPH0380367B2 true JPH0380367B2 (en]) 1991-12-24

Family

ID=14430516

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10631485A Granted JPS61262313A (ja) 1985-05-16 1985-05-16 デイジタル遅延装置

Country Status (1)

Country Link
JP (1) JPS61262313A (en])

Also Published As

Publication number Publication date
JPS61262313A (ja) 1986-11-20

Similar Documents

Publication Publication Date Title
US4849937A (en) Digital delay unit with interleaved memory
US6411128B2 (en) Logical circuit for serializing and outputting a plurality of signal bits simultaneously read from a memory cell array or the like
US4876670A (en) Variable delay circuit for delaying input data
JP3317187B2 (ja) 半導体記憶装置
US4961169A (en) Method of and apparatus for generating variable time delay
JPS60136086A (ja) 半導体記憶装置
EP0056240B1 (en) Memory device
JPH0612616B2 (ja) 半導体記憶装置
EP0388175B1 (en) Semiconductor memory device
US5029134A (en) Memory circuit with improved serial access circuit arrangement
US5508967A (en) Line memory
US4903242A (en) Serial access memory circuit with improved serial addressing circuit composed of a shift register
JP2999869B2 (ja) メモリアクセス方式
JP3169639B2 (ja) 半導体記憶装置
JPH0589663A (ja) 半導体記憶装置およびその出力制御方法
JPH0934784A (ja) データ書込み回路、データ読出し回路及びデータ伝送装置
JPS61194910A (ja) デイジタル信号遅延用回路装置
JPH0380367B2 (en])
JPS603714B2 (ja) 可変長シフトレジスタ
JPH0159766B2 (en])
JPH02143983A (ja) 半導体記憶装置
JPH0213394B2 (en])
JPS61144113A (ja) デイジタル遅延装置
JPH0727343B2 (ja) ビデオメモリ
JP2788729B2 (ja) 制御信号発生回路